



Recid PCT/PTO - 20 JUL 2005

\$td

INVESTOR IN PEOPLE

The Patent Office Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Reflectivistration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Devens

Dated


24 October 2003

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

BEST AVAILABLE COPY

An Executive Agency of the Department of Trade and Industry



Patents Form 1/77

ratents Act 1977 (Rule 16) THE PAIENT OFFICE The G Patent 2 4 JAN 2003 Office NEWPORT

1/77

Request for grant of a patent

(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

there is an inventor who is not named as an

any named applicant is a corporate body.

applicant, or


See note (d))

The Patent Office

Cardiff Road Newport Gwent NP10 8QQ

PHGB 030008 Your reference 0301659.9 Patent application number **BA JAN 2003** (The Patent Office will fill in this part) Full name, address and postcode of the or of KONINKLIJKE PHILIPS ELECTRONICS N.V. **GROENEWOUDSEWEG 1** each applicant (underline all surnames) 5621 BA EINDHOVEN THE NETHERLANDS Patents ADP Number (if you know it) 07419294001 If the applicant is a corporate body, give the country/state of its incorporation THE NETHERLANDS ELECTROLUMINESCENT DISPLAY DEVICES Title of the invention Name of your agent (if you have one) Philips Intellectual Property & Standards "Address for service" in the United Kingdom to which all correspondence should be sent Cross Oak Lane (including the postcode) Redhill Surrey RH1 5HA 08359655001 Patents ADP number (if you know it) If you are declaring priority from one or more Priority Application number Date of filing Country earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number Number of earlier application Date of filing If this application is divided or otherwise (day/month/year) derived from an earlier UK application, give the number and the filing date of the earlier application Is a statement of inventorship and of right to grant of a patent required in support of this YES. request? (Answer "Yes" if: any applicant named in part 3 is not an inventor, or

Patents form 1.



 Enter the number of sheets for any of the following items you are filing with this form.
 Do not count copies of the same document.

Continuation sheets of this form

Description	16		
Claims(s)	5		,
Abstract	1		
Drawings	6	only	9
		/	

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (Patents Form 7/77)

Request for preliminary examination and

search (Patents Form 9/77)

Request for substantive examination

(Patents Form 10/77)

Any other documents

(Please specify)

		•
11.	I/We request the grant of a patent on the basis of this application	ion.

Signature

Date

23-1-03

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5280

P L WILLIAMSON

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
 - d) If you have answered "Yes" Patents Form 7/77 will need to be filed.
 - e) Once you have filled in the form you must remember to sign and date it.

DESCRIPTION

5.

10

15

20

25

·30

ELECTROLUMINESCENT DISPLAY DEVICES

This invention relates to electroluminescent display devices, particularly active matrix display devices having thin film switching transistors associated with each pixel.

Matrix display devices employing electroluminescent, light-emitting, display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer.

The polymer material can be fabricated using a CVD process, or simply by a spin coating technique using a solution of a soluble conjugated polymer. Ink-jet printing may also be used. Organic electroluminescent materials exhibit diode-like I-V properties, so that they are capable of providing both a display function and a switching function, and can therefore be used in passive type displays. Alternatively, these materials may be used for active matrix display devices, with each pixel comprising a display element and a switching device for controlling the current through the display element.

Display devices of this type have current-driven display elements, so that a conventional, analogue drive scheme involves supplying a controllable current to the display element. It is known to provide a current source transistor as part of the pixel configuration, with the gate voltage supplied to the current source transistor determining the current through the display element. A storage capacitor holds the gate voltage after the addressing phase.

Figure 1 shows a known pixel circuit for an active matrix addressed electroluminescent display device. The display device comprises a panel having a row and column matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support. Typically, the thickness of the organic electroluminescent material layer is between 100 nm and 200nm. Typical examples of suitable organic electroluminescent materials which can be used for the elements 2 are known and described in EP-A-0 717446. Conjugated polymer materials as described in WO96/36959 can also be used.

20

30

Figure 2 shows in simplified schematic form a known pixel and drive circuitry arrangement for providing voltage-programmed operation. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is

turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row address pulse has ended. The drive transistor 22 draws a current from the power supply line 26.

5

10

15

25

The drive transistor 22 in this circuit is implemented as a PMOS TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel. The above basic pixel circuit is a voltage-programmed pixel, and there are also current-programmed pixels which sample a drive current. However, all pixel configurations require current to be supplied to each pixel.

To date, the majority of active matrix circuits for LED displays have used low temperature polysilicon (LTPS) TFTs. The threshold voltage of these devices is stable in time, but varies from pixel to pixel in a random manner. This leads to unacceptable static noise in the image. Many circuits have been proposed to overcome this problem. In one example, each time the pixel is addressed the pixel circuit measures the threshold voltage of the current-providing TFT to overcome the pixel-to-pixel variations. Circuits of this type are aimed at LTPS TFTs and use PMOS devices. Such circuits cannot be fabricated with hydrogenated amorphous silicon (a-Si:H) devices, which is currently restricted to NMOS devices.

The use of a-Si:H has however been considered. Generally, proposed circuits using a-Si:H TFTs use current addressing rather than voltage addressing. Indeed, it has also been recognised that a current-programmed pixel can reduce or eliminate the effect of transistor variations across the substrate. For example, a current-programmed pixel can use a current mirror to sample the gate-source voltage on a sampling transistor through which the desired pixel drive current is driven. The sampled gate-source voltage is used to address the drive transistor. This partly mitigates the problem of uniformity

of devices, as the sampling transistor and drive transistor are adjacent each other over the substrate and can be more accurately matched to each other. Another current sampling circuit uses the same transistor for the sampling and driving, so that no transistor matching is required, although additional transistors and address lines are required.

The currents required to drive conventional LED devices are quite large, and this has meant that the use of amorphous silicon for active matrix organic LED displays has been difficult. Recently, OLEDs and solution-processed OLEDs have shown extremely high efficiencies through the use of phosphorescence. Reference is made to the articles 'Electrophosphorescent Organic Light Emitting Devices', 52.1 SID 02 Digest, May 2002, p1357 by S.R. Forrest et al, and 'Highly Efficient Solution Processible Dendrimer LEDs', L-8 SID 02 Digest, May 2002, p1032, by J.P.J. Markham. The required currents for these devices are then within the reach of a-Si TFTs. However, additional problems come into play.

The extremely small currents required for phosphorescent organic LEDs result in column charging times that are too long for a large display. A further problem is the stability (rather than the absolute value) of the threshold voltage of the TFTs. Under constant bias, the threshold voltage of a TFTs increases, therefore simple constant current circuits will cease to operate after a short time.

Difficulties therefore remain in implementing an addressing scheme suitable for use with pixels having amorphous silicon TFTs, even for phosphorescent LED displays.

25

30

10

15

20

According to the invention, there is provided an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising:

an electroluminescent (EL) display element;

an amorphous silicon drive transistor for driving a current through the display element;

first and second capacitors connected in series between the gate and source or drain of the drive transistor, a data input to the pixel being provided to the junction between the first and second capacitors thereby to charge the second capacitor to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the first capacitor.

This pixel arrangement enables a threshold voltage to be stored on the first capacitor, and this can be done each time the pixel is addressed, thereby compensating for age-related changes in the threshold voltage. Thus, an amorphous silicon circuit is provided that can measure the threshold voltage of the current-providing TFT once per frame time to compensate for the aging effect.

10

15

20

25

30

In particular, the pixel layout of the invention can overcome the threshold voltage increase of amorphous silicon TFT, whilst enabling voltage programming of the pixel in a time that is sufficiently short for large high resolution AMOLED displays.

Each pixel may further comprise an input first transistor connected between an input data line and the junction between the first and second capacitors. This first transistor times the application of a data voltage to the pixel, for storage on the second capacitor.

Each pixel may further comprise a second transistor connected between the gate and drain of the drive transistor. This is used to control the supply of current from the drain (which may be connected to a power supply line) to the first capacitor. Thus, by turning on the second transistor, the first capacitor can be charged to the gate-source voltage. The second transistor may be controlled by a first gate control line which is shared between a row of pixels.

In one example, the first and second capacitors are connected in series between the gate and source of the drive transistor. A third transistor is then connected across the terminals of the second capacitor, controlled by a third gate control line which is shared between a row of pixels. The second and third gate control lines comprise a single shared control line.

Alternatively, the first and second capacitors can be connected in series between the gate and drain of the drive transistor. A third transistor is then connected between the input and the source of the drive transistor. This third transistor can be controlled by a third gate control line which is shared between a row of pixels. Again, the second and third gate control lines can comprise a single shared control line.

In each case, the third transistor is used to short out the second capacitor so that the first capacitor alone can store the gate-source voltage of the drive transistor.

10

20

25

Each pixel may further comprise a fourth transistor connected between the drive transistor source and a ground potential line. This is used to act as a drain for current from the drive transistor, without illuminating the display element, particularly during the pixel programming sequence. The fourth transistor can also be controlled by a fourth gate control line which is shared between a row of pixels. The ground potential line may be shared between a row of pixels and comprise the fourth gate control line for the fourth transistors of an adjacent row of pixels.

In another arrangement, the capacitor arrangement is connected between the gate and source of the drive transistor, and the source of the drive transistor is connected to a ground line. The drain of the drive transistor is connected to one terminal of the display element, the other terminal of the display element being connected to a power supply line. This provides a circuit with reduced complexity, but the circuit elements are on the anode side of the display element.

Each pixel further may further comprise a second transistor connected between the gate and drain of the drive transistor, a shorting transistor connected across the terminals of the second capacitor, a charging transistor connected between a power supply line and the drain of the drive transistor, and a discharging transistor connected between the gate and drain of the drive transistor.

The electroluminescent (EL) display element may comprise an electrophosphorescent organic electroluminescent display element.

The invention also provides a method of driving an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising an electroluminescent (EL) display element and an amorphous silicon drive transistor for driving a current through the display element, the method comprising, for each pixel:

driving a current through the drive transistor to ground, and charging a first capacitor to the resulting gate-source voltage;

discharging the first capacitor until the drive transistor turns off, the first capacitor thereby storing a threshold voltage;

charging a second capacitor, in series with the first capacitor between the gate and source or drain of the drive transistor, to a data input voltage; and

using the drive transistor to drive a current through the display element using a gate voltage is derived from the voltages across the first and second capacitors.

This method measures a drive transistor threshold voltage in each addressing sequence. The method is for an amorphous silicon TFT pixel circuit, particularly with an NMOS drive TFT, so that a short pixel programming must be achieved to enable large displays to be addressed. This can be achieved in this method via threshold voltage measurement in a pipelined addressing sequence (namely with the address sequence for adjacent rows overlapping in time) or by measuring all threshold voltages at the beginning of the frame in the blanking period.

In the pipelined address sequence, the step of charging a second capacitor is carried out by switching on an address transistor connected between a data line and an input to the pixel. The address transistor for each pixel in a row is switched on simultaneously by a common row address control line, and the address transistors for one row of pixels are turned on substantially immediately after the address transistors for an adjacent row are turned off.

In the blanking period sequence, the first capacitor of each pixel is charged to store a respective threshold voltage of the pixel drive transistor at

15

5

10

20

25

an initial threshold measurement period of a display frame period, a pixel driving period of the frame period following the threshold measurement period.

The invention will now be described by way of example with reference to the accompanying drawings, in which:

Figure 1 shows a known EL display device;

10

15

25

30

Figure 2 is a schematic diagram of a known pixel circuit for current-addressing the EL display pixel using an input drive voltage;

Figure 3 shows a schematic diagram of a first example of pixel layout for a display device of the invention;

Figure 4 is a timing diagram for a first method of operation of the pixel layout of Figure 3;

Figure 5 is a timing diagram for a second method of operation of the pixel layout of Figure 3;

Figure 6 is a timing diagram for a third method of operation of the pixel layout of Figure 3;

Figure 7 shows a schematic diagram of a second example of pixel layout for a display device of the invention;

Figure 8 shows example component values for the circuit of Figures 3 or 7;

Figure 9 shows a schematic diagram of a third example of pixel layout with threshold voltage compensation of the invention;

Figure 10 is a timing diagram for operation of the pixel layout of Figure 9;

Figure 11 shows a schematic diagram of a fourth example of pixel layout with threshold voltage compensation of the invention; and

Figure 12 is a timing diagram for operation of the pixel layout of Figure 11.

The same reference numerals are used in different figures for the same components, and description of these components will not be repeated.

Figure 3 shows a first pixel arrangement in accordance with the invention. Each pixel has an electroluminescent (EL) display element 2 and an amorphous silicon drive transistor T_D in series between a power supply line 26 and a cathode line 28. The drive transistor T_D is for driving a current through the display element 2.

First and second capacitors C_1 and C_2 are connected in series between the gate and source of the drive transistor T_D . A data input to the pixel is provided to the junction 30 between the first and second capacitors and charges the second capacitor C_2 to a pixel data voltage as will be explained below. The first capacitor C_1 is for storing a drive transistor threshold voltage on the first capacitor C_1 .

10

15

20

25

30

An input transistor A_1 is connected between an input data line 32 and the junction 30 between the first and second capacitors. This first transistor times the application of a data voltage to the pixel, for storage on the second capacitor C_2 .

A second transistor A_2 is connected between the gate and drain of the drive transistor T_D . This is used to control the supply of current from the power supply line 26 to the first capacitor C_1 . Thus, by turning on the second transistor A_2 , the first capacitor C_1 can be charged to the gate-source voltage of the drive transistor T_D .

A third transistor A_3 is connected across the terminals of the second capacitor C_2 . This is used to short out the second capacitor so that the first capacitor alone can store the gate-source voltage of the drive transistor T_D .

A fourth transistor A_4 is connected between the source of the drive transistor T_D and ground. This is used to act as a drain for current from the drive transistor, without illuminating the display element, particularly during the pixel programming sequence.

The capacitor 24 may comprise an additional storage capacitor (as in the circuit of Figure 2) or it may comprise the self-capacitance of the display element.

The transistors A_1 to A_4 are controlled by respective row conductors which connect to their gates. As will be explained further below, some of the

row conductors may be shared. The addressing of an array of pixels thus involves addressing rows of pixels in turn, and the data line 32 comprises a column conductor, so that a full row of pixels is addressed simultaneously, with rows being addressed in turn, in conventional manner.

The circuit of Figure 3 can be operated in a number of different ways. The basic operation will first be described, and the way this can be extended to provide pipelined addressing is then explained. Pipelined addressing means there is some timing overlap between the control signals of adjacent rows.

5

10

15

20

25

30

Only the drive transistor T_D is used in constant current mode. All other TFTs A₁ to A₄ in the circuit are used as switches that operate on a short duty cycle. Therefore, the threshold voltage drift in these devices is small and does not affect the circuit performance. The timing diagram is shown in Figure 4. The plots A₁ to A₄ represent the gate voltages applied to the respective transistors. Plot "28" represents the voltage applied to cathode line 28, and the clear part of the plot "DATA" represents the timing of the data signal on the data line 32. The hatched area represents the time when data is not present on the data line 32. It will become apparent from the description below that data for other rows of pixels can be applied during this time so that data is almost continuously applied to the data line 32, giving a pipelined operation.

The circuit operation is to store the threshold voltage of the drive transistor T_D on C_1 , and then store the data voltage on C_2 so that the gate-source of T_D is the data voltage plus the threshold voltage.

The circuit operation comprises the following steps.

The cathode (line 28) for the pixels in one row of the display is brought to a voltage sufficient to keep the LED reversed bias throughout the addressing sequence. This is the positive pulse in the plot "28" in Figure 4.

Address lines A_2 and A_3 go high to turn on the relevant TFTs. This shorts out capacitor C_2 and connects one side of capacitor C_1 to the power line and the other to the LED anode.

Address line A₄ then goes high to turn on its TFT. This brings the anode of the LED to ground and creates a large gate-source voltage on the

drive TFT T_D . In this way C_1 is charged, but not C_2 as this remains short circuited.

Address line A_4 then goes low to turn off the respective TFT and the drive TFT T_D discharges capacitor C_1 until it reaches its threshold voltage. In this way, the threshold voltage of the drive transistor T_D is stored on C_1 . Again, there is no voltage on the second capacitor C_2 .

5

10

15

20

25

30

 A_2 is brought low to isolate the measured threshold voltage on the first capacitor C_1 , and A_3 is brought low so that the second capacitor C_2 is no longer short-circuited.

 A_4 is then brought high again to connect the anode to ground. The data voltage is then applied to the second capacitor C_2 whilst the input transistor is turned on by the high pulse on A_1 .

Finally, A_4 goes low followed by the cathode been brought down to ground. The LED anode then floats up to its operating point.

The cathode can alternatively be brought down to ground after A_2 and A_3 have been brought low and before A_4 is taken high.

The addressing sequence can be pipelined so that more than one row of pixels can be programmed at any one time. Thus, the addressing signals on lines A_2 to A_4 and the row wise cathode line 28 can overlap with the same signals for different rows. Thus, the length of the addressing sequence does not imply long pixel programming times, and the effective line time is only limited by the time required to charge the second capacitor C_2 when the address line A_1 is high. This time period is the same as for a standard active matrix addressing sequence. The other parts of the addressing mean that the overall frame time will only be lengthened slightly by the set-up required for the first few rows of the display. However this set can easily be done within the frame-blanking period so the time required for the threshold voltage measurement is not a problem.

Pipelined addressing is shown in the timing diagrams of Figure 5. The control signals for the transistors A_2 to A_4 have been combined into a single plot, but the operation is as described with reference to Figure 4. The "Data"

- plot in Figure 5 shows that the data line 32 is used almost continuously to provide data to successive rows.

In the method of Figures 4 and 5, the threshold measurement operation is combined with the display operation, so that the threshold measurement and display is performed for each row of pixels in turn.

5

10

15

20

25

30

Figure 6 shows timing diagrams for a method in which the threshold voltages are measured at the beginning of the frame for all pixels in the display. The plots in Figure 6 correspond to those in Figure 4. The advantage of this approach is that a structured cathode (namely different cathode lines 28 for different rows, as required to implement the method of Figures 4 and 5) is not required, but the disadvantage is that leakage currents may result in some image non-uniformity. The circuit diagram for this method is still Figure 3.

As shown in Figure 6, the signals A_2 , A_3 , A_4 and the signal for cathode line 28 in Figure 6 are supplied to all pixels in the display in a blanking period to perform the threshold voltage measurement. Signal A_4 is supplied to every pixel simultaneously in the blanking period, so that all the signals A_2 to A_4 are supplied to all rows at the same time. During this time, no data can be provided to the pixels, hence the shaded portion of the data plot at the base of Figure 6.

In the subsequent addressing period, data is supplied separately to each row in turn, as is signal A_1 . The sequence of pulses on A_1 in Figure 6 represent pulses for consecutive rows, and each pulse is timed with the application of data to the data lines 32.

The circuit in Figure 3 has large number of rows, for the control of the transistors and for the structure cathode lines (if required). Figure 7 shows a circuit modification which reduces the number of rows required. The timing diagrams show that signals A_2 and A_3 are very similar. Simulations show that A_2 and A_3 can in fact be made the same so that only one address line is required. A further reduction can be made by connecting the ground line associated with the transistor A_4 in Figure 3 to the address line A_4 in a previous row. The circuit in Figure 7 shows the address lines for row n and row n-1.

Figure 8 shows the component values for the circuit of Figure 3 used in an example simulation. The length (L) and width (W) dimensions for the transistors are given in units of μm . The addressing time was 16 μ s (i.e. the time A₁ is on). The circuit delivers up to 1.5 μ A to the LED with 5V above threshold on the drive TFT. TFT mobility was 0.41 cm²/Vs. Using an LED of efficiency 10Cd/A (currently available Super-yellow Polymer Efficiency) in a pixel of size 400 μ m x 133 μ m will result in 280 Cd/m² assuming full aperture in a top-emitting structure.

The simulation shows that a variation of threshold voltage (for the drive transistor) from 4V up to 10V results in only a 10% change in output current. The lifetime of such a display can be calculated to be 60,000 hrs at room temperature and 8000 hrs at 40°C.

10

15

20

25

30

Figure 9 shows a modification to the circuit of Figure 3. Although this will not be described in detail in this application, the circuit of Figure 9 may be of particular use in a pixel circuit in which each pixel has two or more drive transistors which are operated alternately. The circuit of Figure 9 can be duplicated into a single pixel in a simplified manner, by reducing the component count. This is achieved by allowing some of the TFTs to have dual functions. Where multiple drive transistors are provided, independent control of either the source or gate of the multiple drive TFTs is required, and all TFTs used for controlling the two drive TFTs must operate on a normally off basis i.e. have a low duty cycle, unless these TFTs have some V_T drift correction themselves.

The TFT connected to address line A₄ in Figure 3 will be large, as it needs to pass the current delivered by the drive TFT in the addressing period. Therefore this TFT is an ideal candidate for a dual purpose TFT i.e. one that acts both as a driving TFT and an addressing TFT. Unfortunately the circuit shown in Figure 3 will not allow this.

In Figure 9, the same references are used to denote the same components as in the circuit of Figure 3, and description is not repeated.

In this circuit, the first and second capacitors C_1 and C_2 are connected in series between the gate and drain of the drive transistor T_D . Again, the input

to the pixel is provided to the junction between the capacitors. The first capacitor C_1 for storing the threshold voltage is connected between the drive transistor gate and the input. The second capacitor C_2 for storing the data input voltage is connected directly between the pixel input and the power supply line (to which the transistor drain is connected). The transistor connected to control line A_3 , is again for providing a charging path for the first capacitor C_1 which bypasses the second capacitor C_2 , so that the capacitor C_1 alone can be used to store a threshold gate-source voltage.

The circuit operation is shown in Figure 10 and has the following steps:

The cathode for the pixels in one row of the display is brought to a voltage sufficient to keep the LED reversed bias throughout the addressing sequence.

Address lines A_2 and A_3 go high to turn on the relevant TFTs, this connects the parallel combination of C_1 and C_2 to the power line.

Address line A_4 then goes high to turn on its TFT, this brings the anode of the LED to ground and creates a large gate-source voltage on the drive TFT T_D .

Address line A_4 then goes low to turn off the TFT and the drive TFT T_D discharges the parallel capacitance C_1 + C_2 until it reaches its threshold voltage.

Then A_2 and A_3 are brought low to isolate the measured threshold voltage.

 A_1 is then turned on and the data voltage is stored on capacitance C_1 . Finally A_4 goes low followed by the cathode being brought down to

25 ground.

10

15

20

30

Again, pipelined addressing or threshold measurement in the blanking period can be performed with this circuit, as explained above.

A voltage $V_{\text{data}} - V_{\text{T}}$ is thus stored on the gate-drain of the drive TFT. Therefore:

$$I = \frac{\beta}{2} (V_{gs} - V_T)^2 = \frac{\beta}{2} (V_{ds} - V_{dg} - V_T)^2 = \frac{\beta}{2} (V_{ds} - V_{data})^2$$

Hence, the threshold voltage dependence is removed. It is noted that the current is now dependent upon the LED anode voltage.

The circuits above have rather a large number of components (due to the independent gate and source of the driving TFTs). A circuit with only one node independent i.e. source or gate can result in a lower component count. In the following, a circuit is described that uses circuitry on the cathode side of the LED and uses independent source voltages to achieve a threshold voltage measurement circuit with recovery. The threshold voltage measurement circuit is described with reference to Figure 11 and the timing diagram is in Figure 12.

10

15

20

25

30

In the circuit of Figure 11, each pixel has first and second capacitors C_1 , C_2 connected in series between the gate of the drive transistor T_D and a ground line. The source of the drive transistor is connected to the ground line, but when two circuits are combined, the source of each drive transistor is then connected to a respective control line. A data input to the pixel is again provided to the junction between the first and second capacitors.

A shorting transistor is connected across the terminals of the second capacitor C_2 and controlled by line A_2 . As in the previous circuits, this enables a gate-source voltage to be stored on the capacitor C_1 bypassing capacitor C_2 . A charging transistor associated with control line A_4 is connected between a power supply line 50 and the drain of the drive transistor T_D . This provides a charging path for the capacitor C_1 , together with a discharging transistor associated with control line A_3 and connected between the gate and drain of the drive transistor.

The circuit operates by holding A_2 and A_3 high, A_4 is then held high momentarily to pull the cathode high and charge the capacitor C_1 to a high gate-source voltage. The power line is at ground to reverse bias the LED. T_D then discharges to its threshold voltage (the discharge transistor associated with line A_3 being turned on) and it is stored on C_1 . A_2 and A_3 are then brought low, A_1 is brought high and the data is addressed onto C_2 . The power line is then brought high again to light the LED.

Again, the addressing sequence can be pipelined or the threshold voltages can be measured in a field blanking period.

There are other variations to the specific circuit layouts which can work in the same way. Essentially, the invention provides a circuit which enables a threshold voltage to be stored on one capacitor and a data signal to be stored on another, with these capacitors in series between the gate and source or drain of the drive transistor. To store the threshold voltage on the first capacitor, the circuit enables the drive transistor to be driven using charge from the first capacitor, until the drive transistor turns off, at which point the first capacitor stores a voltage derived from the threshold gate-source voltage.

The circuits can be used for currently available LED devices. However, the electroluminescent (EL) display element may comprise an electrophosphorescent organic electroluminescent display element. The invention enables the use of a-Si:H for active matrix OLED displays.

The circuits above have been shown implemented with only NMOS transistors, and these will all be amorphous silicon devices. Although the fabrication of NMOS devices is preferred in amorphous silicon, alternative circuits could of course be implemented with PMOS devices.

Various other modifications will be apparent to those skilled in the art.

10

CLAIMS

An active matrix electroluminescent display device comprising an ·1. array of display pixels, each pixel comprising:

an electroluminescent (EL) display element;

an amorphous silicon drive transistor for driving a current through the display element;

first and second capacitors connected in series between the gate and source or drain of the drive transistor, a data input to the pixel being provided to the junction between the first and second capacitors thereby to charge the second capacitor to a voltage derived from the pixel data voltage, and a voltage derived from the drive transistor threshold voltage being stored on the first capacitor.

- A device as claimed in claim 1, wherein each pixel further. 2. comprises an input first transistor connected between an input data line and the junction between the first and second capacitors.
- A device as claimed in claim 1 or 2, wherein the drain of the drive 3. transistor is connected to a power supply line. 20
 - A device as claimed in any preceding claim, wherein each pixel 4. further comprises a second transistor connected between the gate and drain of the drive transistor.
 - A device as claimed in claim 4, wherein the second transistor is · 5. controlled by a first gate control line which is shared between a row of pixels.
- A device as claimed in any preceding claim, wherein the first and 6. second capacitors are connected in series between the gate and source of the 30 drive transistor.

15

5

10

- 7. A device as claimed in claim 6, wherein each pixel further comprises a third transistor connected across the terminals of the second capacitor.
- 8. A device as claimed in claim 7, wherein the third transistor is controlled by a third gate control line which is shared between a row of pixels.
 - 9. A device as claimed in claim 8, wherein the second and third gate control lines comprise a single shared control line.

- 10. A device as claimed in any one of claims 1 to 5, wherein the first and second capacitors are connected in series between the gate and drain of the drive transistor.
- 15 11. A device as claimed in claim 10, wherein each pixel further comprises a third transistor connected between the input and the source of the drive transistor.
- 12. A device as claimed in claim 11, wherein the third transistor is controlled by a third gate control line which is shared between a row of pixels.
 - 13. A device as claimed in claim 12, wherein the second and third gate control lines comprise a single shared control line.
- 14. A device as claimed in any preceding claim, wherein each pixel further comprises a fourth transistor connected between the drive transistor source and a ground potential line.
- 15. A device as claimed in claim 14, wherein the fourth transistor is controlled by a fourth gate control line which is shared between a row of pixels.

- 16. A device as claimed in claim 15, wherein the ground potential line is shared between a row of pixels and comprises the fourth gate control line for the fourth transistors of an adjacent row of pixels.
 - 17. A device as claimed in claim 1 or 2, wherein the capacitor arrangement is connected between the gate and source of the drive transistor, and the source of the drive transistor is connected to a ground line.
- 18. A device as claimed in claim 17, wherein the drain of the drive transistor connected to one terminal of the display element the other terminal of the display element being connected to a power supply line.
 - 19. A device as claimed in claim 17 or 18, wherein each pixel further comprises a second shorting transistor connected across the terminals of the second capacitor.
 - 20. A device as claimed in any one of claims 17 to 19, wherein each pixel further comprises a third transistor connected between the gate and drain of the drive transistor.
 - 21. A device as claimed in claim 20, wherein the third transistor is controlled by a gate control line which is shared between a row of pixels.
- A device as claimed in any one of claims 17 or 21, wherein each
 pixel further comprises a fourth charging transistor connected between a power supply line and the drain of the drive transistor.
 - 23. A device as claimed in any preceding claim, wherein the drive transistor comprises an NMOS transistor.

5

15

- 24. A device as claimed in any preceding claim, wherein the electroluminescent (EL) display element comprises an electrophosphorescent organic electroluminescent display element.
- 25. A method of driving an active matrix electroluminescent display device comprising an array of display pixels, each pixel comprising an electroluminescent (EL) display element and an amorphous silicon drive transistor for driving a current through the display element, the method comprising, for each pixel:

5

10

15

30

driving a current through the drive transistor to ground, and charging a first capacitor to the resulting gate-source voltage;

discharging the first capacitor until the drive transistor turns off, the first capacitor thereby storing a threshold voltage;

charging a second capacitor, in series with the first capacitor between the gate and source or drain of the drive transistor, to a data input voltage; and

using the drive transistor to drive a current through the display element using a gate voltage that is derived from the voltages across the first and second capacitors.

- 26. A method as claimed in claim 25, wherein the step of charging a second capacitor is carried out by switching on an address transistor connected between a data line and an input to the pixel.
- 27. A method as claimed in claim 26, wherein the address transistor for each pixel in a row is switched on simultaneously by a common row address control line.
 - 28. A method as claimed in claim 27, wherein the address transistors for one row of pixels are turned on substantially immediately after the address transistors for an adjacent row are turned off.

29. A method as claimed in claim 25, wherein the first capacitor of each pixel is charged to store a respective threshold voltage of the pixel drive transistor at an initial threshold measurement period of a display frame period, a pixel driving period of the frame period following the threshold measurement period.

ABSTRACT


ELECTROLUMINESCENT DISPLAY DEVICES

An active matrix electroluminescent display device uses an amorphous silicon drive transistor for driving a current through an LED display element. First and second capacitors are connected in series between the gate and source of the drive transistor, with a data input to the pixel provided to the junction between the first and second capacitors. The second capacitor is charged to a pixel data voltage, and a drive transistor threshold voltage is stored on the first capacitor. This pixel arrangement enables a threshold voltage to be stored on the first capacitor, and this can be done each time the pixel is addressed, thereby compensating for age-related changes in the threshold voltage.

15

10

[Fig. 3]







FIG. 2







FIG. 4

.







FIG. 6






FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

PCT Application
PCT/IB2004/000156

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:	
☐ BLACK BORDERS	
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	
☐ FADED TEXT OR DRAWING	
Blurred or illegible text or drawing	
☐ SKEWED/SLANTED IMAGES	
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS	
☐ GRAY SCALE DOCUMENTS	
LINES OR MARKS ON ORIGINAL DOCUMENT	
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY	

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.